please somebody help me.............# Error loading design ..... i am getting this error in my vhdl code when i start to simulate the code even though code was succeesfully compile . plz help