vhdl

Discussion in 'The Lounge' started by ravi B, Jul 30, 2012.

  1. ravi B

    ravi B

    Joined:
    Jul 30, 2012
    Messages:
    1
    Likes Received:
    0
    hi,
    help me
    how can i have std_logic_vector of type real.means each bit in the vector should able to store real value.
     
    ravi B, Jul 30, 2012
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.