VHDL problem - Signal counter cannot be synthesized, bad synchronous description.

Discussion in 'Software' started by shipacpoloy, Aug 14, 2007.

  1. shipacpoloy

    shipacpoloy

    Joined:
    Aug 14, 2007
    Messages:
    2
    Likes Received:
    0
    Ei guyz. I'm still a noob in VHDL. I know this code is quite simple but it doesn't work (don't have any idea why).

    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;

    entity oneShot_tryA is
    port (CLOCK : in STD_LOGIC;
    ENABLER_A : in STD_LOGIC;
    OUTPUT : buffer STD_LOGIC);
    end oneShot_tryA;

    architecture OneShot_TryA_ARCH of oneShot_tryA is
    signal counter : STD_LOGIC:='0';
    begin

    process (CLOCK)
    begin

    if rising_edge(CLOCK) then
    if ENABLER_A='1' or OUTPUT='1' then
    OUTPUT <= not counter;
    end if;
    elsif OUTPUT='1' then
    OUTPUT <= not counter;
    counter <= '1';
    elsif ENABLER_A='0' then
    counter <= '0';
    end if;

    end process;

    end OneShot_TryA_ARCH;



    It has this error message => "Signal counter cannot be synthesized, bad synchronous description."

    HELP! Thanx
     
    shipacpoloy, Aug 14, 2007
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.