Verilog warning - output pins are stuck at GND

Discussion in 'Software' started by KyoukaNg, Oct 13, 2013.

  1. KyoukaNg

    KyoukaNg

    Joined:
    Oct 13, 2013
    Messages:
    1
    Likes Received:
    0
    Location:
    melaka
    Hi,

    I've a few of questions.
    After i compile my verilog code in quartus2, the are warnings written as "output pins are stuck at GND". How can i solve this? Is it necessary to solve all the warning?

    My code is like this
    #############################################################################
    [email protected]*
    if (reset)
    output = 0;
    #############################################################################
     
    KyoukaNg, Oct 13, 2013
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.