Timing Constraint Help

Discussion in 'Hardware' started by zhangmifigo, Dec 20, 2006.

  1. zhangmifigo

    zhangmifigo

    Joined:
    Nov 17, 2006
    Messages:
    1
    Likes Received:
    0
    Hi,all

    When setting constraints in Xilinx ISE, I was instructed to set constraints on "Pad to Setup" and "Clock to Pad". What do these two constraints mean? Thank you very much!
     
    zhangmifigo, Dec 20, 2006
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.