systemverilog/verilog variable length packed vector

Discussion in 'Hardware' started by veevee, May 7, 2014.

  1. veevee

    veevee

    Joined:
    May 7, 2014
    Messages:
    1
    Likes Received:
    0
    Hi

    Is it possible to give unconstrained vector (variable length width) at verilog/systemverilog interface?

    task parse_packed_struct
    input [] struct_data;

    ...


    There are multiple different kind of vectors of data and constraining the interface to some parameter (i.e input [MAX:0] struct_data;) seems unoptimal and not too nice for reuse point of view (if MAX is needed to be increased)
     
    veevee, May 7, 2014
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.