VHDL - connection std_logic_vector with array of std_logic_vector

Discussion in 'Hardware' started by wsch, Oct 21, 2013.

  1. wsch

    wsch

    Joined:
    Oct 21, 2013
    Messages:
    1
    Hi

    I have a type:

    noc_io_data is array (natural range <>, natural range <>) of std_logic_vector (SIZE dowto 0);

    that I need to connect with a:

    std_logic_vector

    How can I do this connection? Only with the assignment of the individual bits from the array to the vector?

    What syntax should I use?

    Thanks
     
    wsch, Oct 21, 2013
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. freitass
    Replies:
    0
    Views:
    7,588
    freitass
    Nov 1, 2007
  2. topi1234
    Replies:
    0
    Views:
    2,010
    topi1234
    Apr 18, 2008
  3. allsey_1987
    Replies:
    0
    Views:
    2,526
    allsey_1987
    Oct 27, 2009
  4. amrutha0303
    Replies:
    0
    Views:
    1,002
    amrutha0303
    Aug 3, 2010
  5. amrutha0303
    Replies:
    0
    Views:
    2,178
    amrutha0303
    Aug 3, 2010
Loading...

Share This Page