Printing current time in VHDL

Discussion in 'Hardware' started by ashlesha, May 31, 2007.

  1. ashlesha

    ashlesha

    Joined:
    May 31, 2007
    Messages:
    1
    Hi all,

    I am looking for an equivalent to $time system task in VHDL. My application requires to display current simualtion time when a particular signal is asserted including unit information in the transcript.
    Does anyone has any suggestion on this? Any functions that we can use for this?

    Thanks,
    Ashlesha
    ashlesha, May 31, 2007
    #1
    1. Advertising

  2. ashlesha

    wk_fpga

    Joined:
    Dec 8, 2010
    Messages:
    1
    Time task

    Hello Ashlesha,

    If you are running in the simulation environment, you can use the NOW function which returns a value of type time. This can easily be converted to a string and formated as needed.

    --Bill
    wk_fpga, Dec 8, 2010
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. elie
    Replies:
    0
    Views:
    930
  2. elie
    Replies:
    0
    Views:
    861
  3. elie
    Replies:
    0
    Views:
    918
  4. elie
    Replies:
    0
    Views:
    923
  5. becool_nikks
    Replies:
    0
    Views:
    1,934
    becool_nikks
    Mar 6, 2009
Loading...

Share This Page