How to make a testbench with white noise in ISE in verilog or vhdl?

Discussion in 'Hardware' started by titan85, Mar 24, 2010.

  1. titan85

    titan85

    Joined:
    Mar 24, 2010
    Messages:
    1
    Hello !!! I'm new . I am doing a project in telecommunications and I have not ever done a test bench with sinusoidal or white noise signals. I need to simulate and verify the FFT with these signals in ISE. Could you help me?Thank you!:D
    titan85, Mar 24, 2010
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. boitsas

    Xilinx 7.1 and testbench error

    boitsas, Jan 15, 2008, in forum: Software
    Replies:
    0
    Views:
    1,258
    boitsas
    Jan 15, 2008
  2. becool_nikks
    Replies:
    0
    Views:
    1,893
    becool_nikks
    Mar 6, 2009
  3. tayabmemon

    VHDL Testbench and vcd file generation

    tayabmemon, Mar 26, 2010, in forum: Hardware
    Replies:
    0
    Views:
    2,909
    tayabmemon
    Mar 26, 2010
  4. dvdeepak
    Replies:
    1
    Views:
    1,492
    dvdeepak
    Apr 2, 2010
  5. rizi
    Replies:
    0
    Views:
    2,289
Loading...

Share This Page