Clock Modelling using VHDL

Discussion in 'Hardware' started by rtl.engineer, Jul 31, 2008.

  1. rtl.engineer

    rtl.engineer

    Joined:
    May 16, 2008
    Messages:
    1
    I want to write a vhdl code to generate a clock of 20 Mhz using 50 Mhz clock?
    If so, please do suggest me with some hints.

    Thanks in advance........
    rtl.engineer, Jul 31, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. neil

    Diagram modelling question

    neil, Jan 20, 2004, in forum: Computer Support
    Replies:
    1
    Views:
    427
    wisefool
    Jan 21, 2004
  2. neil

    Diagram modelling question

    neil, Jan 20, 2004, in forum: Computer Support
    Replies:
    20
    Views:
    894
    Zermut
    Jan 23, 2004
  3. ***JB

    Modelling in the UK

    ***JB, May 19, 2005, in forum: Computer Support
    Replies:
    14
    Views:
    1,956
    aspicer
    Aug 2, 2006
  4. Guest
    Replies:
    0
    Views:
    1,080
    Guest
    Jul 21, 2005
  5. becool_nikks
    Replies:
    0
    Views:
    1,985
    becool_nikks
    Mar 6, 2009
Loading...

Share This Page