Altera Soft Core parallel tasking? Possible

Discussion in 'Hardware' started by bbiandov, Dec 2, 2006.

  1. bbiandov

    bbiandov

    Joined:
    Sep 24, 2006
    Messages:
    14
    Hi,

    I'm curious if this can be achieved on the C2 series - the idea is as simple as it might be utopian: can the fpga execute parallel events. And I mean truly parallel where one doesn’t see the top-to-bottom wave of delay. Sure I have never "seen it" as I don’t have million dollar turf analyzer but my curiosity is driven by the idea of protyping a very simple soft core in verilog, well for the lack of more fancy sounding name I mean a real basic instruction set and registers but in a truly parallel environment - such as parallel load from memory and parallel output to memory, but since all cores are on the same clock one could bead oneself in the chest for achieving >*1 environment, No?

    ~B
     
    bbiandov, Dec 2, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. bigal
    Replies:
    0
    Views:
    1,158
    bigal
    Mar 22, 2006
  2. Brandon

    Fedora Core 3 & Core 4 Password questions

    Brandon, Aug 9, 2005, in forum: Computer Security
    Replies:
    4
    Views:
    1,668
    David
    Aug 15, 2005
  3. Skybuck Flying

    Windows XP Pro 64 bit sucks at multi-tasking !!!

    Skybuck Flying, Jul 6, 2007, in forum: Windows 64bit
    Replies:
    8
    Views:
    966
    Tinica
    Jul 27, 2007
  4. pablogodoy

    Altera NIOS II

    pablogodoy, Apr 1, 2008, in forum: Hardware
    Replies:
    0
    Views:
    767
    pablogodoy
    Apr 1, 2008
  5. ayhoung

    Win an Altera FPGA Dev Kit!

    ayhoung, May 3, 2011, in forum: Hardware
    Replies:
    0
    Views:
    1,216
    ayhoung
    May 3, 2011
Loading...

Share This Page