Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > General Computer Discussion > Hardware > VHDL - connection std_logic_vector with array of std_logic_vector

Reply
Thread Tools

VHDL - connection std_logic_vector with array of std_logic_vector

 
 
wsch wsch is offline
Junior Member
Join Date: Oct 2013
Posts: 1
 
      10-21-2013
Hi

I have a type:

noc_io_data is array (natural range <>, natural range <>) of std_logic_vector (SIZE dowto 0);

that I need to connect with a:

std_logic_vector

How can I do this connection? Only with the assignment of the individual bits from the array to the vector?

What syntax should I use?

Thanks
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Help with loading file into an array peter berrett Python 3 05-05-2013 11:44 AM
Help with printing a bit pattern with printf and %x matt.jaffe@gmail.com C Programming 9 04-19-2013 12:14 PM
inout std_logic_vector to array of std_logic_vector of generic length conversion... Thomas Rouam VHDL 6 11-09-2007 11:49 AM
ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL freitass Hardware 0 11-01-2007 03:44 PM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM



Advertisments