Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Generating a 78MHz clock from a 100MHz base clock

Thread Tools

Generating a 78MHz clock from a 100MHz base clock

HyperText HyperText is offline
Junior Member
Join Date: Nov 2012
Posts: 1
I have to generate a 78MHz clock (duty cycle 0.5 or 0.7) from a 100MHz base clock (duty cycle 0.5) using VHDL language (so the ratio is 200/156). I know that I can use DCM, PLL or similar, but at this moment (unfortunately) I just can't.

Therefore I thought to use (excluding any DCM or PLL) a simple frequency divider, but in this case I also know that the frequency can be divided only by integer numbers (and minimum 2, because I would use counters to do that - and In my case I have to divide the base clock by 1,2820512820512820512820512820513...).

So I have no idea how to realize that without using any DCM or other stuff... I thought to divide the 100MHz clock in smaller frequencies (like 50MHz, 25MHz etc.) and adding them (50+25+3 for example), but is this the right way (logically I don't think so)?

So, have you some suggests?
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Generating a 78MHz clock from a 100MHz base clock (VHDL) VHDL 5 01-07-2013 05:31 PM
How would you model ppm offset while generating a clock in the testbench ?? ankitiec VHDL 0 07-29-2008 07:26 AM
Arbitrary Clock Frequencies From Base Clock VHDL 5 06-23-2006 12:45 PM
How to set FSB jumpers to 100MHz on MSI KM3M-V mobo ? TJ Computer Support 2 12-22-2004 04:48 PM
Re: HP Vectra w/ 100mHz Processor and mostly OEM support 20GB IDE HDD?? David Computer Support 0 06-22-2003 09:01 PM