Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > FPGA - Offset in/out values

Thread Tools

FPGA - Offset in/out values

Irina I. Kuznetsova Irina I. Kuznetsova is offline
Junior Member
Join Date: Oct 2012
Posts: 2

I'm working on a VHDL project using Xilinx ISE 14.1 and I'm facing some troubles with Timing Constraints.

As far as the Period constraint is asked there's no problem, I understand it; what's bugging me is how to choose the offset in and out constraints: I've never done it before and I don't know why I should care about them too.

So far I have tried randomly, reading what the Timing Report says (like "the minimum allowable offset in is...") and acting accordingly, but I'm not fully satisfied.

Any help?
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Comparing offset-aware and offset-naive datetimes? Roy Smith Python 4 01-27-2013 03:17 PM
FPGA - Offset in/out values Irina I. Kuznetsova Hardware 0 10-02-2012 02:39 PM
FPGA BOARD FOR NEWBIE TO FPGA TheRightInfo VHDL 1 02-02-2011 11:19 AM
FPGA Central eNewsletter - LinkedIn, Write Articles, Post FREE Jobs,FPGA for Mobiles Vikram VHDL 0 07-24-2008 07:37 PM
Translated Offset to Source Offset Lance Riedel XML 2 10-15-2003 03:04 PM