Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > Ruby > Generating raport

Reply
Thread Tools

Generating raport

 
 
Luke
Guest
Posts: n/a
 
      09-13-2006
I practice at ruby and I've done some example test case,now I would
like to
create test suite and generate report
can someone look at this code and explain me what's wrong? I still get
message :

C:/Test/ruby/lib/ruby/site_ruby/1.8/test/unit/ui/reporter.rb:63:in
`run':
uninitialized constant Test::Unit::UI::Reporter::StringIO (NameError)
from
C:/Testy/ruby/lib/ruby/site_ruby/1.8/rubygems/custom_require.rb:27:in
`gem_original_require'
from
C:/Testy/ruby/lib/ruby/site_ruby/1.8/rubygems/custom_require.rb:27:in
`require'
from
C:/RadRails/plugins/org.rubypeople.rdt.testunit_0.8.0.604272100PRD/ruby/RemoteTestRunner.rb:260
thnx4help

require 'watir'
include Watir

require 'test/unit'
require 'test/unit/ui/console/testrunner'
require 'test/unit/ui/reporter'
require 'fileutils'

class AttachClass<Test::Unit::TestCase
def test_example
#some code
end
end

begin
Test::Unit::UI::Console::TestRunner.new(AttachClas s.suite).start
suite = Test::Unit::TestSuite.new
suite << AttachClass.suite
FileUtils.mkdir_p 'build/report'
Test::Unit::UI::Reporter.run(suite, 'build/report',:html)
end

 
Reply With Quote
 
 
 
 
Luke
Guest
Posts: n/a
 
      09-14-2006
I answer myself

require 'stringio' is the statement fthe code needed

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
bug raport - about way of linking in c fir C Programming 141 10-05-2012 08:02 AM
Generating a trigger signal to align two processes running on different clocks Divyang M VHDL 4 02-17-2005 09:17 PM
Generating a output signal with a specific pulse width arturomeza@gmail.com VHDL 3 12-21-2004 07:33 PM
Any idea about generating SAIF files ? New to Power Analysis VHDL 3 10-22-2004 09:24 AM
Generating combination signal from within clocked clocked block Valentin Tihomirov VHDL 3 10-28-2003 08:56 AM



Advertisments