Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > dynamic power analysis for VHDL model

Reply
Thread Tools

dynamic power analysis for VHDL model

 
 
gigi00000 gigi00000 is offline
Junior Member
Join Date: Nov 2011
Posts: 1
 
      11-20-2011
Hi,
I want to use my VHDL design to do power calculation in FPGA.Can anybody tell me how to do that by forcing different input signals?
thanking you all.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Evaluating static analysis and Dynamic analysis tools for C/C++ ssubbarayan C Programming 5 11-03-2009 12:50 AM
Glitch analysis tools for VHDL baver VHDL 3 12-25-2008 04:42 PM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Power analysis lokesh_boddu VHDL 0 10-18-2006 12:38 PM
Free VHDL Analysis Tool (vhdlarch 0.1.0) tom VHDL 4 04-26-2005 06:18 PM



Advertisments