Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Regarding to the DUT configuration in testbench

Reply
Thread Tools

Regarding to the DUT configuration in testbench

 
 
JSreeniv
Guest
Posts: n/a
 
      07-29-2011
Hi,

I was exploring the DUT connectivity with my testbench(TB). What i am
doing: With my encrypted DUT i wrote a TB (for reception) MIL 1553 FE
by configuring the register to the mode as RT and start sending the
command and number of data on 1553_rx lines (where the command and
data are Valid) w.r.t the standard and after some response time the
transmitter will send a status word followed by data word on 1553_tx
lines.
The actual query is that can i configure one DUT as BC mode and again
same DUT as RT mode (Here we can change DUT names while configuring in
ModelSim) so that my TB can handle the communication between BC and RT
mode.

Since i have only RT terminal register set i can access whatever i
want, but i don't have register set for BC but mode setting facility
is available for the register.

Could anyone suggest me whether this is possible or not and some more
analysis.

Thanks
Nivas.
 
Reply With Quote
 
 
 
 
sri.cvcblr sri.cvcblr is offline
Junior Member
Join Date: Aug 2011
Location: Bangalore India
Posts: 2
 
      08-04-2011
I am not sure I understood your requirement fully. But in short - you want your TB to be talking to one set of "interface" for a while and within the same simulation, talk to a different set. Ideally this is what SystemVerilog's virtual interface can provide you. In case you want to hand-code it, you will need to do "pin-muxing" yourself. Not hard, but requires clear TB architecture.

Regards
Srini
www.cvcblr.com/blog
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
For verification, what's the best way to introduce delay offsetbetween a DUT's data array? py VHDL 1 02-20-2013 06:56 AM
How to force an internal wire which is deep inside DUT hierachy attop level testbench using VHDL design? One Cent VHDL 7 09-10-2012 10:53 PM
VCS simulation for VHDL DUT and Verilog test bench kartikey VHDL 0 12-18-2007 02:54 PM
Re: Access inner signal in DUT Ajeetha VHDL 0 11-18-2005 04:05 PM
dynamic link creation (re-send dut to error) Steve ASP .Net 0 05-25-2005 04:34 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57