Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Simulation problem

Reply
Thread Tools

Simulation problem

 
 
haiko haiko is offline
Junior Member
Join Date: Jun 2011
Posts: 1
 
      06-23-2011
Hello everybody!
I have one big problom can somebody help me?

I write the folowing VHDL code but it hes problem with simulation.
with compiling evrything is ok. But when i trying simulate it ModelSim givs the folowing messige. (Warning: (vsim-3473) Component instance "a1 : lebel" is not bound.)

What is the problem what i have to do for make this problem?

entity basic is
port(input : in bit;
output: out bit);
end basic;

use work.all;
architecture B1 of basic is
begin
output <= not input;
end B1;
--************************************************** *******
--************************************************** *******
--library ieee;
--use ieee.std_logic_1164.all;
entity second is end second;

use work.all;
architecture B2 of second is
component lebel is
port (in_1 : in bit; out_1 : out bit);
end component;

signal in_1, out_1 :bit;
begin
a1: lebel port map(in_1, out_1);
end B2;
--************************************************** *******
--************************************************** *******
--library ieee;
--use ieee.std_logic_1164.all;
--library work.all;
configuration config of second is
for B2
for a1: lebel
use entity work.basic(B1)
port map (in_1, out_1);
end for;
end for;
end config;
--************************************************** *******
--************************************************** *******
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem with post-route simulation / timing simulation jasperng VHDL 0 11-27-2008 06:23 AM
Simulation initialization problem Tomek VHDL 8 07-28-2004 06:38 PM
Simulation Problem Naimesh VHDL 3 06-30-2004 03:59 AM
VHDL/Verilog simulation problem Andy Botterill VHDL 0 11-04-2003 06:09 PM
Simulation is OK but problem with synthesis Andy VHDL 5 10-22-2003 06:24 AM



Advertisments