Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > generic circuit for read data from n files

Reply
Thread Tools

generic circuit for read data from n files

 
 
Matheus Arleson
Guest
Posts: n/a
 
      06-09-2011
hello,

I'm currently working on a component that has the following behavior:

1) control component:

ENTITY CONTROL IS

GENERIC (FILE_NUMBER: NATURAL: = 10);

PORT (FINISHED: IN STD_LOGIC_VECTOR ((FILE_NUMBER - 1) downto 0);
CLK: IN std_logic;
RST: IN std_logic;
ENABLE: OUT STD_LOGIC_VECTOR ((FILE_NUMBER - 1) downto 0));

END CONTROL;

1.1 - Has the function of signaling which file must be read. It
indicates that through a bit of door ENABLE.
1.2 - when the file finished being read, it indicates through a bit of
door FINISHED.
1.3 - The control then passes to another file and repeat 1 and 2 until
no more files to be read.
-------------------------

2) component of the reading of files

ENTITY IS ARQ_MOD

GENERIC (DATA_SIZE: NATURAL: = 16);

PORT (ENABLE: IN std_logic;
FINISHED: OUT std_logic;
OUTPUT_DATA: OUT STD_LOGIC_VECTOR ((DATA_SIZE - 1) downto 0));
ARQ_MOD END;

1.1 - Has the function to open a file when the door ENABLE = '1 '.
1.2 - Read the file until the end.
1.3 - FINISHED = '1 '. indicates that the file over.
1.4 - OUTPUT_DATA = 'Z'. because the modules file are all connected to
a bus.
--------------------------------

need help on the following issues:

* A plan to use a control unit and connect a number N of modules file
to this control unit, for example using a LOOP GENERATE. the output of
them was connected to a single bus. When ENABLE = '0 '-> OUTPUT_DATA
=' Z ', then only the module in use has possession of the bus.
* I would like to know how to pass the path of the file to file_open
dynamically.
* also, i need some ideas of implementation....


here is the idea of ​​the circuit.
http://www.photoshop.com/users/masx/...b35e3090d4c66c
thanks.
 
Reply With Quote
 
 
 
 
logic_guy
Guest
Posts: n/a
 
      06-25-2011
ARQ_MOD probably needs a CLK input so you can sequence through the input
file and output data on OUTPUT_DATA one DATA_SIZE chunk per clock cycle.
You may also want a DATA_VALID output to indicate that there is valid
data on OUTPUT_DATA on any given clock cycle.

You can pass the name of the file to be read to ARQ_MOD via a "string"
port type. You may also need to pass string length via a "natural" port
type to indicate the number of valid characters in the string. Or,
always pass a string with trailing blanks and have ARQ_MOD search for a
trailing blank to determine the length of the string.

Charles Bailey


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
generic circuit for read data from n files linuxunil VHDL 0 06-09-2011 05:26 PM
not just generic type programming,but also parallism generic syntaxprogramming?? minlearn C++ 2 03-13-2009 05:17 PM
generic interfaces with generic methods Murat Tasan Java 1 02-03-2009 12:17 PM
Generic class in a non generic class nramnath@gmail.com Java 2 07-04-2006 07:24 AM
Text files read multiple files into single file, and then recreate the multiple files googlinggoogler@hotmail.com Python 4 02-13-2005 05:44 PM



Advertisments