Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > General Computer Discussion > Hardware > VHDL: SEUs Safe FSMs

Reply
Thread Tools

VHDL: SEUs Safe FSMs

 
 
Peak Peak is offline
Junior Member
Join Date: May 2009
Location: France
Posts: 3
 
      05-17-2011
Hi everyone reading this post

I'm currently searching for documentation about SEUs safe FSMs... Lot of theory but not much examples...

If somebody can help...

Thanks a lot!

Peak.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
SEUs Safe FSMs Peak VHDL 0 05-17-2011 02:02 PM
Synthesis of more FSMs in one file using DC Marek Ponca VHDL 2 01-07-2005 05:19 PM
Bus interface & FSMs Jason Berringer VHDL 4 10-30-2004 03:41 PM
Synthesis of FSMs.. VHDL User VHDL 5 09-29-2004 09:49 PM



Advertisments