Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Conditional signal assignment or process statement

Reply
Thread Tools

Conditional signal assignment or process statement

 
 
Andy
Guest
Posts: n/a
 
      04-22-2011
On Apr 20, 9:49*pm, KJ <(E-Mail Removed)> wrote:
>
> On the other hand, if you don't develop any reusable widgets, it
> probably doesn't matter where you put your assertions.
>
> Kevin Jennings


It is much easier to control the conditions under which an assertion
is evaluated when the assertion is inserted into the design (RTL)
code. A single concurrent assertion statement can make sure something
allways/never happens. Strategically placing a sequential assertion
statement inside an existing branch of the code allows specifically
targeting that part of the code. And it is easier to access local
variables/signals from within their scope.

On the other hand, RTL assertions don't do much good when verifying
the gate level model!

Andy
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Conditional statement with an assignment expression Asen Bozhilov Javascript 10 01-01-2010 06:26 PM
Assignment to output signal from internal signal not istantaneous dibacco73 VHDL 1 02-12-2009 11:28 PM
Signal Conditional Assignment ? guylewis VHDL 0 11-15-2008 09:50 PM
"Target of signal assignment is not a signal" Nicolas Moreau VHDL 9 07-25-2007 04:21 PM
Comparison of Bit Vectors in a Conditional Signal Assignment Statement Anand P Paralkar VHDL 2 08-04-2003 08:40 PM



Advertisments