Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Loosen timing on a net (xilinx)

Thread Tools

Loosen timing on a net (xilinx)

rodentje rodentje is offline
Junior Member
Join Date: Mar 2011
Posts: 1

I have a reset pulse "reset_clk1" generated on clock "clk1" which is held high for at least 16 clock cycles after a reset condition has occurred.

This reset also resets a FIFO which is used to cross clock domains from clock domain "clk2" to "clk1".

I want to loosen the timing from net "reset_clk1" to the resetting of the FIFO and some other nets (the FIFO is generated using coregen and has an asynchronous reset).

I don't want to do this using a timing ignore (TIG), but I want to specify how much margin can be taken.

How should I do this ?

Best regards,
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Warning Satellite P35 Hinges Loosen With in 2-3 Month Computer Support 1 06-15-2005 01:42 PM
timing out the web application when not in use for 15 minutes enahar ASP .Net 8 03-08-2005 12:17 AM
ASP.NET SQL Server Session not timing out =?Utf-8?B?VGVqYXN3aQ==?= ASP .Net 1 02-12-2005 12:53 AM
ASP.Net site timing out =?Utf-8?B?dmJ3aWcoVU5TVUJTQ1JJQkUpQGhvdG1haWwuY29t?= ASP .Net 3 12-13-2004 05:04 PM
.NET timing Jocab ASP .Net 6 04-08-2004 09:08 AM