Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: Conversion of sequential time-sensitive algorithm to VHDL

Reply
Thread Tools

Re: Conversion of sequential time-sensitive algorithm to VHDL

 
 
Oliver Mattos
Guest
Posts: n/a
 
      02-04-2011
Yes - unfortunately stabilizability is a requirement...

good plan otherwise though - certainly a minimal effort solution, and thats good
 
Reply With Quote
 
 
 
 
Dal
Guest
Posts: n/a
 
      02-05-2011
Is the sequence always the same or does can a host change the sequence
of events?

On Feb 5, 5:21*am, Oliver Mattos <(E-Mail Removed)> wrote:
> Yes - unfortunately stabilizability is a requirement...
>
> good plan otherwise though - certainly a minimal effort solution, and thats good


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Sequential microprocessor code to vhdl - easy conversion tips? Oliver Mattos VHDL 6 04-05-2011 01:21 AM
Conversion of sequential time-sensitive algorithm to VHDL Oliver Mattos VHDL 8 02-12-2011 03:40 AM
Re: Conversion of sequential time-sensitive algorithm to VHDL Oliver Mattos VHDL 0 02-03-2011 04:42 PM
vhdl testbench sequential JSreeniv VHDL 4 11-17-2009 09:52 PM
VHDL newbie: building sequential circuits with basic gates GomoX VHDL 19 05-22-2007 01:17 PM



Advertisments