Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL Floating Point Multiplier

Reply
Thread Tools

VHDL Floating Point Multiplier

 
 
deejay220989 deejay220989 is offline
Junior Member
Join Date: Jan 2011
Posts: 1
 
      01-09-2011
Hi guys,

I have a project which needs me to create a VHDL code for a floating point multiplier using Quartus II.

As we know, the floating point can be represented in binary in 32 bits: 1 sign bit, 8 exponent bits and 23 mantissa bits.

The multiplier will need to accept two inputs: A and B.

The hints given for this project is that I need to create an adder for the exponent and a multiplier for the mantissa.

I'm required to create my own multiplier. Creating a 23 bit multiplier for the mantissa is possible..but not easy. I'm confused whether should I use the shift method or the array method for the multiplication.

Besides that, do I really need to create a 23 bit multiplier just for the mantissa? Or is there any shorter way?

Any comments are appreciated. Thanks!
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Share-Point-2010 ,Share-Point -2010 Training , Share-point-2010Hyderabad , Share-point-2010 Institute Saraswati lakki ASP .Net 0 01-06-2012 06:39 AM
HELP required floating point multiplier on FPGA Nauman Mir VHDL 0 07-15-2009 09:59 AM
32 bit floating point multiplier anil VHDL 2 01-28-2007 05:07 PM
Floating point multiplier mailmekaran VHDL 0 08-23-2006 11:14 AM
fixed point multiplier in VHDL Viswan VHDL 9 02-11-2004 09:00 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57