Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > How to generate a clock signal with Spartan 6?

Thread Tools

How to generate a clock signal with Spartan 6?

kenleigh kenleigh is offline
Junior Member
Join Date: Jan 2011
Posts: 1
I'm a noob in FPGA world.
I recently bought a Spartan 6 dev kit (Atlys) from Digilent.
I have read the user guide for clock management(CMT) and found that it has 4 CMT's and each CMT further has 2 DCM's and 1 PLL.
The Atlys has a 100Mhz oscillator that clocks the Spartan.
I want to generate a 54MHZ clock and bring it out on 1 of the I/O pins of bank 2.
Any idea how to start with this?
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: How include a large array? Edward A. Falk C Programming 1 04-04-2013 08:07 PM
How to generate a signal that will remain high for 687500 clock cycles ? tarek VHDL 4 03-31-2009 02:48 PM
DCM problem with a SPARTAN-3 from xilinx: large range of clock input signal Pieter VHDL 3 10-26-2007 11:55 AM
Clock signal remains HIGH forever in Spartan-3 Starter Kit from Digilent Javi VHDL 2 07-26-2006 03:07 PM
How to generate a signal on Xilinx Spartan II Rakesh Sharma VHDL 4 10-04-2004 01:44 AM