Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Concurrent Logic Timing

Reply
Thread Tools

Concurrent Logic Timing

 
 
rickman
Guest
Posts: n/a
 
      12-06-2010
On Dec 6, 1:00*pm, Andy <jonesa...@comcast.net> wrote:
> I think I would use a function for the intermediate calculation, and
> then call the function in both concurrent assignment statements per
> the original implementation.
>
> Integers give you the benefits of bounds checking in simulation (even
> below the 2^n granularity if desired), and a big improvement in
> simulation performance, especially if integers are widely used in the
> design (instead of vectors).
>
> Andy


I know everyone says that integers run faster, but is this a
significant effect? Has it been measured or at least verified on
current simulators?

Rick
 
Reply With Quote
 
 
 
 
Andy
Guest
Posts: n/a
 
      12-06-2010
On Dec 6, 12:50*pm, rickman <gnu...@gmail.com> wrote:
> On Dec 6, 1:00*pm, Andy <jonesa...@comcast.net> wrote:
>
> > I think I would use a function for the intermediate calculation, and
> > then call the function in both concurrent assignment statements per
> > the original implementation.

>
> > Integers give you the benefits of bounds checking in simulation (even
> > below the 2^n granularity if desired), and a big improvement in
> > simulation performance, especially if integers are widely used in the
> > design (instead of vectors).

>
> > Andy

>
> I know everyone says that integers run faster, but is this a
> significant effect? *Has it been measured or at least verified on
> current simulators?
>
> Rick


A few years back, I had a design for a small FPGA with several modules
on a common bus. I started out with unsigned(4 downto 0) for the
address, and each module decoded its own address (each was given a
generic for address and size). Then I changed only that address to a
natural with equivalent range. Just that one change sped up my RTL
simulation from over 2.5 hours down to less than 1 hour. I considered
it very significant...

Andy
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Python Logic Map/Logic Flow Chart. (Example Provided) spike Python 8 02-09-2010 12:31 PM
Asynchronous Logic Gates and Analog Logic Gates Jyoti Ballabh Software 3 11-26-2009 06:48 PM
problems locating the concurrent EDU.oswego.cs.dl.util.concurrent package Pep Java 6 08-16-2005 07:26 AM
Concurrent ICS + wireless print server usage =?Utf-8?B?QW5keVM=?= Wireless Networking 3 04-21-2005 06:23 PM
Concurrent assignments to std_ulogic_vector slice is OK with ModelSim Nicolas Matringe VHDL 9 06-14-2004 10:10 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57