Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > XML > Re: partial DTD?

Reply
Thread Tools

Re: partial DTD?

 
 
David Lang
Guest
Posts: n/a
 
      06-25-2010
> the problem space in rsyslog is the following
>
> message processing
>
> define inputs (includes defining one or more parsers that convert data
> arriving to a standard datastructure,the definition of the parser
> itself is not part of the config file)
>
> define filters
> * filters can involve
> * * nesting
> * * if-then-else
> * * discard this message (don't waste time having anything else
> process it)
> * * sets of filters/actions that can be specified separately so that
> you can have a complex set and then have other things say if
> <simplecondition> do <complex set> without needing to specify
> <complexset> more than once
>
> define outputs (or sets of outputs)
>
> it's the nesting and grouping of things that is complex and makes most
> config languages not really suitable for the task


one more thing that came up

there is a desire from users to do if-then-else constructs

i.e.
If the message originated from remote hosts,
write it to this and that log file
otherwise
use the regular local system logic, which is
write everthing to a catchall logfile file,
if it is an emergency,
notify users
if it is mail related,
write it to the mail log


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Partial 1.0 - Partial classes for Python Thomas Heller Python 13 02-08-2007 08:12 PM
Re: Partial 1.0 - Partial classes for Python J. Clifford Dyer Python 0 02-08-2007 05:29 PM
Why? Partial Class within a Partial class Billy ASP .Net 2 02-01-2006 09:10 AM
Partial Bookmarks and Annotations in Mozilla? mtodorov_69@yahoo.com Firefox 4 10-06-2005 02:27 PM
how to implement gated clock and gated partial circuit in VHDL? walala VHDL 3 09-23-2003 10:02 PM



Advertisments