Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > General Computer Discussion > Hardware > Problem with vhdl records

Reply
Thread Tools

Problem with vhdl records

 
 
kamboj kamboj is offline
Junior Member
Join Date: Jun 2010
Posts: 1
 
      06-17-2010
I have a DUT which have records in it

package clk_reset_record_pkg is
type clks is record
clk: std_logic_vector(4 downto 0);
end record;
type resets is record
reset: std_logic_vector(4 downto 0);
end record;
end clk_reset_record_pkg;

library ieee; -- Library declaration
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use work.clk_reset_record_pkg.all;
entity top is
port(clk_in :in clks;
clk_enable : in std_logic;


Now i want to instatiate this dut in my testbench. Tesbench also have same kind of record.

dut:entity work.top(rtl) port map (clk_in => clk_record,
clk_enable => clk_enable,
reset_in => rst_record,


and also use configuration to replace the instatiation as

configuration tb_cfg_rtl of tb is
for test
for dut: top
use entity work.top1(rtl);
end for;
end for;
end tb_cfg_rtl;


I am getting error
Type mismatch for port "clk_in" in component "top" when binding to entity "top1".
Type mismatch for port "reset_in" in component "top" when binding to entity "top1".


It works fine when used without configuration. Is there some another construct in configuration to handle records type ?
Can some body help on this issue.

Regards
Pankaj
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Simple query returns 0 records in asp, but all records in vbscript masg0013@gmail.com ASP General 3 11-02-2006 09:23 AM
Delete records or update records Dan ASP General 1 05-10-2004 01:25 PM
Records in VHDL ALuPin VHDL 2 04-19-2004 06:12 AM
match muliple header records to associated detail records Luke Airig XML 0 12-31-2003 12:06 AM



Advertisments