Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > synthesis of exit in for loop

Reply
Thread Tools

synthesis of exit in for loop

 
 
ikbangesh ikbangesh is offline
Junior Member
Join Date: May 2010
Posts: 2
 
      06-06-2010
Hi friends
I am new to FPGA world. I have one question, can exit command in for loop be synthesized ? if exit is true how many logic copies of for loop will be created.


for i in 0 to 6 loop
if i =4 then
exit;
end if;
end loop;

Many thanks
 
Reply With Quote
 
 
 
 
eliascm eliascm is offline
Member
Join Date: Jan 2009
Posts: 42
 
      06-07-2010
The loop you have presented will not synthesize any hardware. If this is part of some process that you want to synthesize you need to post the entire code before someone can help you.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Triple nested loop python (While loop insde of for loop inside ofwhile loop) Isaac Won Python 9 03-04-2013 10:08 AM
I don't get why sys.exit(1) doesn't exit the while loop in the follow case chad Python 14 10-13-2010 09:08 AM
Try to exit inner loop and start next iteration of outter loop. Nene Perl Misc 6 12-13-2008 12:20 AM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM



Advertisments