Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > E1 clock problem...

Thread Tools

E1 clock problem...

morppheu morppheu is offline
Junior Member
Join Date: Jan 2010
Posts: 1
Hey guys...

I need a little help with my E1 interface.
I have an internal clock and the E1 clock. When E1 chip (MT9076B) is present I use the E1 clock + E1 F0 signals, else I use the internal clock.
I want to use a DCM to lock the phase of internal clock (4.096MHz) with the E1 external clock. Is it possible?
Today I have a process to detect if E1 F0 signals is present. If its present, I switch from internal clock to E1 clock :
clk_res <= clk_int when E1_present = 0 else clk_e1;

I know its a very bad design technique, but its an old code from another guy and I am looking to make the things right.
What is the best way to interface with E1?

Can someone help me?

Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Single clock pulse transfer to different clock domains. himassk VHDL 1 05-16-2007 10:41 AM
Arbitrary Clock Frequencies From Base Clock VHDL 5 06-23-2006 12:45 PM
What is the best way to clock data in on one clock edge and out on another? VHDL 4 04-26-2006 11:36 PM
Sync for PC clock and server clock PS Computer Support 3 05-13-2005 05:27 AM
Are clock and divided clock synchronous? Valentin Tihomirov VHDL 11 10-28-2003 01:18 PM