Convert text file to std_logic_vector for testbench

Tomeriko

Junior Member

Join Date: Jan 2010

Posts: 1

01-03-2010

Hi all,

I would like to convet a text file (that contain Hex values) into an array and use it as an input at testbench.

So far I succeed reading the file and writing it to the output window.

My question is, when im reading the text file, how can i save it i manner that i can use it for testbench?

thank's
Tomeriko

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
inout std_logic_vector to array of std_logic_vector of generic length conversion...	Thomas Rouam	VHDL	6	11-09-2007 11:49 AM
how to convert real type to std_logic_vector ?	jing	VHDL	1	05-17-2006 05:41 PM
how to convert an integer to std_logic_vector using vhdl	ashwin	VHDL	4	11-28-2005 05:55 PM
Convert from std_logic_vector to real	eNo	VHDL	2	08-09-2005 06:02 PM
convert std_logic_vector to unsigned ???	khiltrop@gesytec.de	VHDL	2	02-18-2005 07:10 PM