Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > TimingAnalyzer -- Build Timing Diagrams directly from VHDL orVerilog

Reply
Thread Tools

TimingAnalyzer -- Build Timing Diagrams directly from VHDL orVerilog

 
 
timinganalyzer
Guest
Posts: n/a
 
      11-19-2009
Hi All,

The latest version of the program is beta version 0.945. Python
scripting, improved GUI zooming, and logic function simulations have
been the focus in the 0.94X series

An application note on the website shows how to automatically generate
timing diagrams directly from vhdl. Using file I/O from VHDL or any
RTL, you output text files that are python scripts that the
TimingAnalyzer executes to build timing diagrams from simulations.
One use is automatically generating 100s of timing of timing diagrams
from simulations for documentation purposes.

Also, I hope you know that the program is now freeWare so this is not
a marketing or sales message but just a message to keep others in our
business informed about new features. As always, user feedback is
welcome and your opinions and suggestions are shaping the look and
feel of the program.

You can see a list of all the changes at
http://www.timing-diagrams.com/dokuw...hp?id=download

Thank you,
Dan Fabrizio
www.timing-diagrams.com

 
Reply With Quote
 
 
 
 
Gabor
Guest
Posts: n/a
 
      11-19-2009
On Nov 18, 11:12*pm, timinganalyzer <(E-Mail Removed)> wrote:
> Hi All,
>
> The latest version of the program is beta version 0.945. *Python
> scripting, *improved GUI zooming, and logic function simulations have
> been the focus in the 0.94X series
>
> An application note on the website shows how to automatically generate
> timing diagrams directly from vhdl. Using file I/O from VHDL or any
> RTL, *you output text files that are python scripts that the
> TimingAnalyzer executes to build timing diagrams from simulations.
> One use is automatically generating 100s of timing of timing diagrams
> from simulations for documentation purposes.
>
> Also, *I hope you know that the program is now freeWare so this is not
> a marketing or sales message but just a message to keep others in our
> business informed about new features. *As always, *user feedback is
> welcome and your opinions and suggestions are shaping the look and
> feel of the program.
>
> You can see a list of all the changes athttp://www.timing-diagrams.com/dokuwiki/doku.php?id=download
>
> Thank you,
> Dan Fabriziowww.timing-diagrams.com


Very cool. Please give another post when the Verilog example is
available.

Regards,
Gabor
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
tool for drawing timing diagrams krby_xtrm VHDL 7 01-23-2009 03:24 PM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer VHDL 15 06-06-2008 12:58 PM
generating class diagrams and other uml diagrams from the code.. pojo Java 3 02-18-2006 12:05 AM
SWsoft Acronis Disk Director Suite 9.0 Build 508, Acronis OS Selector 8.0 Build 917, Acronis Partition Expert 2003 Build 292, Acronis Power Utilities 2004 Build 502, F-SECURE.ANTI vIRUS.PROXY v1.10.17.WINALL, F-SECURE.ANTI vIRUS v5.50.10260 for CITRI vvcd Computer Support 0 09-25-2004 01:38 AM
Preview image directly on PC, save directly to HD Patrick M. Digital Photography 3 01-07-2004 08:29 PM



Advertisments