Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > vhdl range in verilog

Reply
Thread Tools

vhdl range in verilog

 
 
Ivan
Guest
Posts: n/a
 
      10-30-2009
Hi,

how do I use a vhdl range type into a verilog vector?

eg.
vhdl:

type InputRange is
(
line01,
line02,
line03,
....
);

and then in verilog I want to use it like this:

wire [32:0] In_s;
assign In_s[line03] = other_signal;

Is it possible?

thanks
ivan


 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      10-30-2009
Ivan wrote:

> how do I use a vhdl range type into a verilog vector?
> eg.
> vhdl:
> type InputRange is
> (
> line01,
> line02,
> line03,
> ...
> );



Last I used verilog,
enumerations were a do-it-yourself project
something like:

parameter line01 = 1,
line02 = 2,
line03 = 3;

Good luck.

-- Mike Treseler
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Verilog/VHDL Simulation Elf VHDL 1 10-10-2003 04:31 PM
dummy projects in VHDL/Verilog shumon VHDL 1 09-24-2003 01:41 AM
how to design this datapath unit for DSP using VHDL/Verilog? walala VHDL 3 08-30-2003 05:26 PM
where to find DCT/IDCT for JPEG/JPEG2000 VHDL/VERILOG source code? walala VHDL 0 08-01-2003 09:44 PM



Advertisments