Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Any idea about double buffering

 
Thread Tools Search this Thread
Old 10-29-2009, 01:44 PM   #1
Default Any idea about double buffering


hello all,
Here's a quick doubt whts mean by double buffering concept.
As i read in wiki its a 2 stack structure used to delay o/p.
My doubt is i) Is this works synchronously with clock??
ii) Can we use same write pointer and read pointer for both buffers..

Thanks in advance!!

KSR


KSR
KSR is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
WIN a 200GB SATA DRIVE!! m1k30rz The Lounge 380 11-15-2005 09:50 PM
Logisys Double CCFL Fan Kit @ ThinkComputers.org Silverstrand Front Page News 0 08-09-2005 03:14 PM
Single click in scroll bar does double click Mark Cranness Computer Support 2 11-14-2003 06:03 PM
click - double click skip Computer Support 2 11-11-2003 05:29 PM
trying to disable double buffering Paul Watkins Computer Support 14 06-27-2003 02:30 AM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46