Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - fpga IOB

 
Thread Tools Search this Thread
Old 10-28-2009, 12:32 PM   #1
Default fpga IOB


hello,

can some one tell me what's the use of IOB in FPGA, I have written a
floating point multiplier in VHDL and after synthesis (ISE), in the
design summery, i can see 99 IOB used, whats the use of it?
secondly how can i reduce IOB usage.

thanks


niyander
  Reply With Quote
Old 10-28-2009, 01:43 PM   #2
Andy
 
Posts: n/a
Default Re: fpga IOB
IOBs represent the FPGA physical pins. By default, most synthesis
tools will assume that ports on the top level entity become pins on
the FPGA. There is an option to disable this feature if you are just
running a trial synthesis for a module that will eventually be
embedded deeper inside your FPGA design.

Andy


Andy
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46