Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > fpga clock resolution

Reply
Thread Tools

fpga clock resolution

 
 
niyander
Guest
Posts: n/a
 
      10-27-2009
hello,

can some one tell me what is the clock resolution in FPGA, basically i
want to know if xilinx spartan-3 works in nano seconds or in micro
seconds.
i have a written an vhdl coding and i get the following result in the
ISE, so if i provide external clock of 100 Mhz then will i get the
output in about 7 nano seconds?
sorry for my silly question since i am new in VHDL.

Speed Grade: -5

Minimum period: 10.663ns (Maximum Frequency: 93.785MHz)
Minimum input arrival time before clock: 3.325ns
Maximum output required time after clock: 6.216ns
Maximum combinational path delay: No path found

thanks
 
Reply With Quote
 
 
 
 
KJ
Guest
Posts: n/a
 
      10-28-2009
On Oct 27, 4:33*pm, niyander <(E-Mail Removed)> wrote:
> hello,
>
> can some one tell me what is the clock resolution in FPGA, basically i
> want to know if xilinx spartan-3 works in nano seconds or in micro
> seconds.


Nano

> i have a written an vhdl coding and i get the following result in the
> ISE, so if i provide external clock of 100 Mhz then will i get the
> output in about 7 nano seconds?


Neither statement is correct. The minimum period listed below is
10.663 ns (or 93.785 MHz). If you were to clock the design at 100 MHz
then it would not be guaranteed to operate under all temperature and
voltage conditions. In general, even if you know exactly what *your*
operating temp/voltage conditions are, it is still difficult to
estimate whether or not you can overclock your design to run at 100
MHz.

The clock to output delay that you listed is 6.216 ns which means that
under all operating conditions that are within specification, the
output signal will come out no more than 6.216ns after the rising edge
of the clock (not 7ns as you stated).

> sorry for my silly question since i am new in VHDL.
>


That's one way you learn though...asking questions. I should point
out though that neither of the questions you asked had anything to do
with VHDL.

KJ
 
Reply With Quote
 
 
 
 
niyander
Guest
Posts: n/a
 
      10-28-2009
On Oct 28, 5:25*am, KJ <(E-Mail Removed)> wrote:
> On Oct 27, 4:33*pm, niyander <(E-Mail Removed)> wrote:
>
> > hello,

>
> > can some one tell me what is the clock resolution in FPGA, basically i
> > want to know if xilinx spartan-3 works in nano seconds or in micro
> > seconds.

>
> Nano
>
> > i have a written an vhdl coding and i get the following result in the
> > ISE, so if i provide external clock of 100 Mhz then will i get the
> > output in about 7 nano seconds?

>
> Neither statement is correct. *The minimum period listed below is
> 10.663 ns (or 93.785 MHz). *If you were to clock the design at 100 MHz
> then it would not be guaranteed to operate under all temperature and
> voltage conditions. *In general, even if you know exactly what *your*
> operating temp/voltage conditions are, it is still difficult to
> estimate whether or not you can overclock your design to run at 100
> MHz.
>
> The clock to output delay that you listed is 6.216 ns which means that
> under all operating conditions that are within specification, the
> output signal will come out no more than 6.216ns after the rising edge
> of the clock (not 7ns as you stated).
>
> > sorry for my silly question since i am new in VHDL.

>
> That's one way you learn though...asking questions. *I should point
> out though that neither of the questions you asked had anything to do
> with VHDL.
>
> KJ


thank you KJ... ^_^
one more question please,
what's the use of IOB in FPGA? I have written a floating point
multiplier and in synthesis summery I can see 99 IOB used.
How can i reduce IOB usage?

thanks
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: FPGA BOARD FOR NEWBIE TO FPGA Oliver Mattos VHDL 0 02-02-2011 10:33 PM
FPGA BOARD FOR NEWBIE TO FPGA TheRightInfo VHDL 1 02-02-2011 11:19 AM
FPGA Central eNewsletter - LinkedIn, Write Articles, Post FREE Jobs,FPGA for Mobiles Vikram VHDL 0 07-24-2008 07:37 PM
how to set the frequency of clock of FPGA zty VHDL 0 11-07-2006 07:44 PM
Trying to count VCO within a time frame determined by FPGA CLOCK have_a_question_! VHDL 1 11-21-2005 12:34 AM



Advertisments