Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > vhdl testbench help

Reply
Thread Tools

vhdl testbench help

 
 
niyander
Guest
Posts: n/a
 
      10-27-2009
hello

i have written a floating point multiplier and to verify its working i
have written a testbench. when i try to simulate the testbench in
modelsim i am not able to see any output.
there are lots of red lines with "uuuuuuuu..." written over them.
can some one tell me whats wrong with it? i have attached my code
below.
thanks

library ieee;
use ieee.std_logic_1164.all;

entity fpm_testbench is
end fpm_testbench;

architecture arch_tb of fpm_testbench is
signal inp1, inp2, op3 : std_logic_vector(31 downto 0);
signal clock, rdy, ena : std_logic;
begin
uut: entity work.multi(arch)
port map(in_a => inp1, in_b => inp2, out_c => op3, clk => clock,
ready => rdy, en => ena);

process
begin
clock <= '0';
wait for 1 us;
clock <= '1';
wait for 1 us;
end process;

process
begin
inp1 <= "01000000000000000000000000000000";
inp2 <= "01000000000000000000000000000000";
wait for 200 us;
assert false
report "Simulation Completed"
severity failure;
end process;
end arch_tb;
 
Reply With Quote
 
 
 
 
Pieter Hulshoff
Guest
Posts: n/a
 
      10-27-2009
Hello niyander,
> i have written a floating point multiplier and to verify its working i
> have written a testbench. when i try to simulate the testbench in
> modelsim i am not able to see any output.
> there are lots of red lines with "uuuuuuuu..." written over them.
> can some one tell me whats wrong with it? i have attached my code
> below.


I'll presume ena is an input to your design; it's not initialised (so 'U'), which will probably be reflected by the functioning of your design.

Kind regards,

Pieter Hulshoff
 
Reply With Quote
 
 
 
 
niyander
Guest
Posts: n/a
 
      10-27-2009
On Oct 27, 3:12*pm, Pieter Hulshoff <(E-Mail Removed)> wrote:
> Hello niyander,
>
> > i have written a floating point multiplier and to verify its working i
> > have written a testbench. when i try to simulate the testbench in
> > modelsim i am not able to see any output.
> > there are lots of red lines with "uuuuuuuu..." written over them.
> > can some one tell me whats wrong with it? i have attached my code
> > below.

>
> I'll presume ena is an input to your design; it's not initialised (so 'U'), which will probably be reflected by the functioning of your design.
>
> Kind regards,
>
> Pieter Hulshoff


hello Pieter,

thank you very much (:, it solved my problem...
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: VHDL testbench Tutorial? Ajeetha Kumari VHDL 2 03-29-2010 11:43 AM
Re: VHDL testbench: read BMP Files? Mike Treseler VHDL 0 08-21-2003 05:09 PM
Re: VHDL testbench: read BMP Files? Amontec Team, Laurent Gauch VHDL 0 08-21-2003 02:43 PM
Re: VHDL testbench: read BMP Files? Martin Thompson VHDL 0 08-21-2003 10:57 AM
Re: VHDL testbench: read BMP Files? Allan Herriman VHDL 1 08-21-2003 09:15 AM



Advertisments