Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - [EN]&[IT] VHDL, memory hierarchy

 
Thread Tools Search this Thread
Old 10-02-2009, 03:56 PM   #1
Default [EN]&[IT] VHDL, memory hierarchy


hi!

I have to model a CPU in VHDL, I have done almost everything but I lack the memory to be developed ...

this memory must be:
- A memory hierarchy consisting of a single cache and main
Memory

- The cache is organized as direct mapped caches with victim cache. Suppose a policy of type write back.


Could you advise me?
maybe some sample code? it looks abbasstanza spelling and already 'developed but I can not find anything ...

[IT]
VHDL, gerarchia di memoria...

salve!

devo modellare una CPU in vhdl, ho fatto quasi tutto ma mi manca da sviluppare la memoria...

questa memoria deve essere:
- una gerarchia di memoria costituita da un’unica cache e dalla main
memory

- La cache è organizzata come cache direct mapped con victim cache. Si ipotizzi una politica di tipo
write back.


Potete darmi dei consigli? magari del codice di esempio? dovrebbe essere una cosa abbasstanza commune e gia' sviluppata ma non riesco a trovare nulla...


peppeska
peppeska is offline   Reply With Quote
Old 11-02-2009, 04:00 PM   #2
pato86
Junior Member
 
Join Date: Nov 2009
Posts: 1
Cool
Quote:
Originally Posted by peppeska
hi!

I have to model a CPU in VHDL, I have done almost everything but I lack the memory to be developed ...

this memory must be:
- A memory hierarchy consisting of a single cache and main
Memory

- The cache is organized as direct mapped caches with victim cache. Suppose a policy of type write back.


Could you advise me?
maybe some sample code? it looks abbasstanza spelling and already 'developed but I can not find anything ...

[IT]
VHDL, gerarchia di memoria...

salve!

devo modellare una CPU in vhdl, ho fatto quasi tutto ma mi manca da sviluppare la memoria...

questa memoria deve essere:
- una gerarchia di memoria costituita da un’unica cache e dalla main
memory

- La cache è organizzata come cache direct mapped con victim cache. Si ipotizzi una politica di tipo
write back.


Potete darmi dei consigli? magari del codice di esempio? dovrebbe essere una cosa abbasstanza commune e gia' sviluppata ma non riesco a trovare nulla...

Hi did you solve it? I have the same task to do and i cant find anything useful
Someone else in this forum can help pls?

Ciao, alla fine hai risolto? Ho lo stesso lavoro da sviluppare ma non riesco a trovare niente di utile.

Qualcuno nel forum può aiutarmi??


pato86
pato86 is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
OCZ 6GB Triple-Channel 1333 MHz DDR3 Memory Kit Admin Front Page News 0 02-16-2009 01:27 PM
memory upgrade -D- A+ Certification 1 02-03-2007 01:01 AM
Re: What memory to use? me A+ Certification 0 12-14-2004 03:33 AM
Re: Memory stick question Nildram A+ Certification 1 01-14-2004 02:41 PM
Half memory: lost? Joe A+ Certification 4 09-04-2003 08:57 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46