Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > [EN]&[IT] VHDL, memory hierarchy

Reply
Thread Tools

[EN]&[IT] VHDL, memory hierarchy

 
 
peppeska peppeska is offline
Junior Member
Join Date: Oct 2009
Posts: 1
 
      10-02-2009
hi!

I have to model a CPU in VHDL, I have done almost everything but I lack the memory to be developed ...

this memory must be:
- A memory hierarchy consisting of a single cache and main
Memory

- The cache is organized as direct mapped caches with victim cache. Suppose a policy of type write back.


Could you advise me?
maybe some sample code? it looks abbasstanza spelling and already 'developed but I can not find anything ...

[IT]
VHDL, gerarchia di memoria...

salve!

devo modellare una CPU in vhdl, ho fatto quasi tutto ma mi manca da sviluppare la memoria...

questa memoria deve essere:
- una gerarchia di memoria costituita da un’unica cache e dalla main
memory

- La cache è organizzata come cache direct mapped con victim cache. Si ipotizzi una politica di tipo
write back.


Potete darmi dei consigli? magari del codice di esempio? dovrebbe essere una cosa abbasstanza commune e gia' sviluppata ma non riesco a trovare nulla...
 
Reply With Quote
 
 
 
 
pato86 pato86 is offline
Junior Member
Join Date: Nov 2009
Posts: 1
 
      11-02-2009
Quote:
Originally Posted by peppeska
hi!

I have to model a CPU in VHDL, I have done almost everything but I lack the memory to be developed ...

this memory must be:
- A memory hierarchy consisting of a single cache and main
Memory

- The cache is organized as direct mapped caches with victim cache. Suppose a policy of type write back.


Could you advise me?
maybe some sample code? it looks abbasstanza spelling and already 'developed but I can not find anything ...

[IT]
VHDL, gerarchia di memoria...

salve!

devo modellare una CPU in vhdl, ho fatto quasi tutto ma mi manca da sviluppare la memoria...

questa memoria deve essere:
- una gerarchia di memoria costituita da un’unica cache e dalla main
memory

- La cache è organizzata come cache direct mapped con victim cache. Si ipotizzi una politica di tipo
write back.


Potete darmi dei consigli? magari del codice di esempio? dovrebbe essere una cosa abbasstanza commune e gia' sviluppata ma non riesco a trovare nulla...
Hi did you solve it? I have the same task to do and i cant find anything useful
Someone else in this forum can help pls?

Ciao, alla fine hai risolto? Ho lo stesso lavoro da sviluppare ma non riesco a trovare niente di utile.

Qualcuno nel forum può aiutarmi??
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Hierarchy in Schematic-VHDL Design ALuPin VHDL 1 04-01-2005 02:23 PM
SystemC + VHDL cosim, hierarchy probing, etc... jjohnson@cs.ucf.edu VHDL 2 12-20-2004 05:05 PM
Differences between Sony Memory Stick & memory Stick Pro vs Memory Stick Duo? zxcvar Digital Photography 3 11-28-2004 10:48 PM
HDL Hierarchy Manager 1.2.1 Announcement Alan VHDL 0 10-02-2003 11:47 AM
Re: hierarchy chart Alan Pretre ASP .Net 0 07-25-2003 02:51 PM



Advertisments