Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > linking readable port names with indexed array

Reply
Thread Tools

linking readable port names with indexed array

 
 
mdearman mdearman is offline
Junior Member
Join Date: Sep 2009
Posts: 1
 
      09-17-2009
I have a design which has a large number of bidirectional ports.

Internally i want to refer to them as an array i.e control_pins(71 downto 0), but i want to use readable names at the port level, so that the pinout file is easy to read

if the signals were unidirectional i could just individually assign everything, i.e

SIGNAL_A <= control_pins(0)
SIGNAL_C <= control_pins(1)

but i can't do that because they're bidirectional and the assignment operator isn't.

so another option might be to use aliases

alias control_pins(0) is SIGNAL_A

or

alias SIGNAL_A is control_pins(0)

neither of which are valid.

am i missing something very obvious?

thanks,

Mike
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Prefix of indexed name must be an array. Olaf VHDL 2 05-04-2007 05:44 AM
Problem- strcat with char and char indexed from char array aldonnelley@gmail.com C++ 3 04-20-2006 07:32 AM
human readable IPTC field names Jonah Bossewitch Python 0 01-12-2005 08:36 PM
indexed property for array does not see my bean :-( milkyway Java 2 12-26-2004 03:04 PM
String-indexed array in ASP VBScript Serge ASP General 1 12-19-2003 11:08 AM



Advertisments