xilinx warning message

Bstark

Junior Member

Join Date: Sep 2009

Posts: 1

09-10-2009

We are receiving a warning message Xst:1710 telling us that a tri-state value is always 0 and will be trimmed, however our code works as follows:

if a dipswitch is set then we drive the signal to 0, if not the signal is an input to us and we set the value to 'Z' and wait for the other side to drive it low.

So the question is: Why the warning and is it benign?

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Re: Xilinx Synthesis Warning	Moikel	VHDL	2	03-13-2008 03:41 PM
Xilinx-DCM Timing warning	prakash	VHDL	0	04-10-2006 07:31 AM
Xilinx synthesis warning regarding clock nets	M. Norton	VHDL	5	05-31-2005 10:43 PM
Xilinx 6.2 - - WARNING:NetListWriters:303	Rudi Grave	VHDL	0	06-09-2004 05:32 PM
Error message in Mapping while using Xilinx ISE 6.1.03i	Sachin	VHDL	1	01-30-2004 03:32 PM