Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Help in VHDL for Test becnh signal generation

Reply
Thread Tools

Help in VHDL for Test becnh signal generation

 
 
sdon sdon is offline
Junior Member
Join Date: Dec 2008
Posts: 1
 
      08-28-2009
Hello friends hi..

i have two signal say a and b, here a is period signal having period of 3.3 ms and i want to generate signal b in such a manner that during high time of signal a,signal b should in "X" and remain till 399 ns after signal a goes low and then signal b start generating in period of 1024 ns as follow

signal in state "X" uptill 532 ns
signal in state "U" uptill 80 ms
signal in state "1" uptill 186 ms
signal in state "U" uptill 80 ms
signal in state "1" uptill 186 ms

so plz me guys out of this

thanx in advance to all...........
 
Reply With Quote
 
 
 
 
thecolororange thecolororange is offline
Junior Member
Join Date: Jun 2009
Posts: 2
 
      09-06-2009
If I'm understanding your question correctly, you could try something like the following:

signal first_time : std_logic := '0';

...

signal_a_process : process
begin
signal_a <= '1';
wait for 1650ns;
signal_a <= '0';
wait for 1650ns;
end process signal_a_process;

signal_b_process : process
begin
if first_time = '0' then
signal_b <= 'X';
wait for 2049ns;
first_time = '1';
end if;
signal_b <= 'X';
wait for 532ns;
signal_b <= 'U';
wait for 80ns;
-- and so on
end process signal_b_process;

Assuming you've named your signals "signal_a" and "signal_b", of course.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL signal generation on FPGA...Help.. rossalbi VHDL 4 02-18-2008 09:35 AM
URGENT HELP!!! I NEED A PROJECT MADE IN VHDL FOR SIGNAL GENERATION ON FPGA..... tudormarchis VHDL 2 02-08-2007 01:42 PM
Testbench using Modelsim/VHDL - simple signal generation problem fastgreen2000@yahoo.com VHDL 10 10-01-2005 11:41 AM
Test vector generation for ethernet frame using VHDL rajalakshmisahoo@gmail.com VHDL 1 09-20-2005 05:59 PM
test test test test test test test Computer Support 2 07-02-2003 06:02 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57