Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: 3state/gate-based MUXes

Reply
Thread Tools

Re: 3state/gate-based MUXes

 
 
Paul Uiterlinden
Guest
Posts: n/a
 
      08-04-2009
Sleep Mode wrote:

> So, the questions are:
> i) Should two 3states cost LESS (area, power) than a 2-1 MUX? Up to now
> I thought yes. Perhaps the UMC90 library is funny. Any clues? Could it
> be that my vhdl syntax is not efficient or something?


Have you checked the resulting schematics after synthesis? Are you really
getting tri-state buffer and muxes where you would expect them? For the
rest: I have no experience with the UMC90 library (or any library).

> ii) More generally, except for the fact that 3states give design tools a
> hard time when debugging, is it a good practice to use 3states instead
> of MUXes for *low-power* design? I have read somewhere that ASIC
> professionals tend to use 3states only in buses and on chip I/Os...


Using internal tri-state buffers cause problem after scan insertion. During
scan test contention may occur (multiple active drivers on one "wire"),
even if you have taken care that this is not possible in normal
(functional) operation mode.

--
Paul Uiterlinden
www.aimvalley.nl
e-mail addres: remove the not.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: 3state/gate-based MUXes Mike Treseler VHDL 0 08-04-2009 08:47 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57