Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - UCF file for virtex 5

 
Thread Tools Search this Thread
Old 05-23-2009, 07:35 PM   #1
Default UCF file for virtex 5


Hello,

I have synthesized my design and now i want to write ucf file but i don't know how to assign proper pin number to make UCF file.

Thanx in advance


dhoomketu
dhoomketu is offline   Reply With Quote
Old 05-29-2009, 02:07 PM   #2
JohnDuq
Member
 
Join Date: Dec 2008
Posts: 83
Default
If you are using Xilinx ISE the UCF file is defined in the Processes window

- User Constraints
-- Assign Package Pins

This opens up Xilinx PACE where it lets you define the pinout. After you run this the first time minor pinout changes can be made directly in the .UCF file.


JohnDuq
JohnDuq is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46