Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Clock task from Verilog to VHDL

Reply
Thread Tools

Clock task from Verilog to VHDL

 
 
Karper1986 Karper1986 is offline
Junior Member
Join Date: May 2009
Posts: 2
 
      05-21-2009
Hello, how can I declare from verilog -->> to VHDL
initial
clk = 1'b0;
always
clk = #10 ~clk;


And these
`define RESET_TIME 8

initial
reset = 1'b1;
task reset;
begin
reset <= #1 1'b1;
tk_wait(`RESET_TIME);
reset <= #1 1'b0;

task tk_wait;
input[31] count;
integer i;
begin
for(i=0;i<=count;i=i+1)
@(posedge clk);
end
endtask


Anybody, please help me in solution these a little problem, cause I`m new in VHDL. THANKS
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Generating a 78MHz clock from a 100MHz base clock (VHDL) pierpaolo.bagnasco@gmail.com VHDL 5 01-07-2013 05:31 PM
Task in verilog FPGA VHDL 5 04-14-2008 10:33 AM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Verilog Task Call with VHDL TestBench masini VHDL 0 04-05-2006 08:37 AM
Verilog Task pass value problem? Davy VHDL 4 03-26-2006 05:33 AM



Advertisments