VHDL - I need a function to truncate a SIGNED vector efficiently

05-21-2009, 02:38 AM

Hi Folks

I am trying to find a function that can truncate a VHDL SIGNED vector efficiently. In other words, trim the extra sign-bit duplicates (if existing) then truncate the SINGED vector to a given new length.

For example :

If the input vector that needs to be efficiently truncated is:

"11111011"

After trimming it should look like this:
"1011"

And if we want to truncate it to only 2 bits, the final result should look like this:
"10"

This allows for better truncation precision.

omara007

Thread Tools	Search this Thread
Show Printable Version Email this Page	Search this Thread: Advanced Search

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
equivalent function for itoa in Linux gcc compiler	suse	Software	0	03-06-2009 05:30 AM
How to assign a returns value of a javascript function to a hiddenfield in a webpart	Chander	Software	0	12-20-2007 09:14 AM

05-21-2009, 02:38 AM	#1
	I need a function to truncate a SIGNED vector efficiently Hi Folks I am trying to find a function that can truncate a VHDL SIGNED vector efficiently. In other words, trim the extra sign-bit duplicates (if existing) then truncate the SINGED vector to a given new length. For example : If the input vector that needs to be efficiently truncated is: "11111011" After trimming it should look like this: "1011" And if we want to truncate it to only 2 bits, the final result should look like this: "10" This allows for better truncation precision. omara007