Digital signal processing

shanawaz

Junior Member

Join Date: Apr 2009

Posts: 5

04-18-2009

hi, i am doing an assingment Time encoded signal encoder which is interface with ADC and microprocessor. in TES it was divided into three parts i.e. ENCODER, CONTROL AND FIFO BUFFER. My part is control part i want general block diagram , VHDL CODING ,TIMING DIAGRAM for this part. i need a help urgently.

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
"Target of signal assignment is not a signal"	Nicolas Moreau	VHDL	9	07-25-2007 04:21 PM
Re: How to make an internal signal embedded deep in hierarchy to a gloal output signal	Weng Tianxiang	VHDL	2	01-30-2007 12:58 PM
Aside from delta cycles and/or resolution functions, how can the effective value of a signal differ from a driving signal of its?	Colin Paul Gloster	VHDL	0	01-11-2007 01:31 PM
threading.Thread vs. signal.signal	Jack Orenstein	Python	0	09-17-2005 11:24 PM
Async-signal safe functions in signal handlers (unix)	Michael Pronath	Python	1	01-03-2005 01:10 PM