Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VITAL needed for memories modeling ?

Thread Tools

VITAL needed for memories modeling ?

Posts: n/a
Hi all

I am learning now modeling of memories of all kinds , RAM , SRAM , DRAM etc
My question is : Do I have to use VITAL in the memories models which are
behavioral , not for synthesis , or it is ok to use
the standard VHDL TIME generics to describe the true timing of a memory
modeled with VHDL ?


Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to combine object-oriented modeling well with database modeling? tenxian Java 2 04-08-2008 01:02 AM
Interest in conceptual data modeling (fact-based modeling)? Clifford Heath Ruby 2 02-07-2007 07:09 AM
vital modeling on Path Delays VHDL 3 06-23-2006 05:28 PM
A problem with authorization process (Too Important and vital) Mohammad Hashemian ASP .Net 0 11-04-2005 03:15 PM
Vital vs. Verilog Simulation runtime Jon VHDL 7 05-15-2004 01:00 PM