Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Testbench waveform problem, please help..

Reply
Thread Tools

Testbench waveform problem, please help..

 
 
shashankrsharma shashankrsharma is offline
Junior Member
Join Date: Mar 2009
Posts: 6
 
      03-21-2009
The below code reads data from file,and displays in TestBench Waveform, as std_logic_vector.. the program is synthesized and worked properly but "TestBench did not execute", the error is:

--ERROR -------------------------------------------
Running Fuse ...
Compiling vhdl file "C:/Xilinx/strTostdlogicvector/strTostdlogicvectortb.ant" in Library work.
Entity <strtostdlogicvectortb> compiled.
Entity <strtostdlogicvectortb> (Architecture <testbench_arch>) compiled.
Parsing "strTostdlogicvectortb_gen.prj": 0.05
Codegen work/strTostdlogicvectortb: 0.00
Codegen work/strTostdlogicvectortb/testbench_arch: 0.36
Building strTostdlogicvectortb_tbxr.exe
Running ISim simulation engine ...
This is a Lite version of ISE Simulator:
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Success! Simulation for annotation completed
User(VHDL) Code Called Simulation Stop


Simulation stopped when executing process: strTostdlogicvectortb.ant:105
on line 131 in file "C:/Xilinx/strTostdlogicvector/strTostdlogicvectortb.ant"

-------------------------------------------------------------------------------------------------------

For reference the code is give below->


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
use std.textio.all;
entity strTostdlogicvector is
Port ( clock : in STD_LOGIC;
inp: in std_logic:='1';
outp : out STD_LOGIC_VECTOR (35 downto 1));
end strTostdlogicvector;

architecture Behavioral of strTostdlogicvector is
FILE RESULTS: TEXT OPEN WRITE_MODE IS "C:\Xilinx\strTostdlogicvector\outfile.txt";
FILE RESULTS1: TEXT OPEN READ_MODE IS "C:\Xilinx\strTostdlogicvector\infile.txt";
begin
process(clock)
type chararray is Array(35 downto 1) of character;
variable TX_OUT1,TX_OUT2: LINE ;
variable ii:chararray;
variable sl: std_logic;
begin

if(clock='1' and clock'event and inp='1') then

STD.TEXTIO.readline(RESULTS1, TX_OUT1);
for j in 1 to 35 loop
STD.TEXTIO.read(TX_OUT1,ii(j));
end loop;

for i in 1 to 35 loop

if(ii(i) = '0') then
STD.TEXTIO.write(TX_OUT2,string'("0"));
STD.TEXTIO.writeline(RESULTS, TX_OUT2);
sl:='0';
else
STD.TEXTIO.write(TX_OUT2, string'("1"));
STD.TEXTIO.writeline(RESULTS, TX_OUT2);
sl:='1';
end if;
outp(i)<=sl;
end loop;

end if;
end process;
end Behavioral;

--------------------------------------------------------------------------------------------
The input file contains:

1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
ISE Webpack 8.1: Problems simulating a testbench waveform Geo VHDL 3 06-22-2006 03:26 AM
Help! Signed Number Representation in Xilinx Testbench Waveform Emel VHDL 2 01-23-2006 01:22 PM
Simulating testbench waveform error: "No feasible entries for subprogram write" Taras_96 VHDL 2 08-03-2005 02:55 AM
waveform viewing_in/exporting_to excel uli VHDL 0 04-02-2004 02:59 PM
Waveform Interpreted DGW VHDL 0 10-20-2003 04:11 AM



Advertisments