Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > How to add delay in an output signal (without using clock) in cyclone 3 device?

Thread Tools

How to add delay in an output signal (without using clock) in cyclone 3 device?

pankaj.goel pankaj.goel is offline
Junior Member
Join Date: Nov 2008
Posts: 8
Hi all,
In my design, i have to introduce a delay of around 20-30 ns without using clock. I am using Cyclone 3 device. I tried it using lcells but even putting 40 lcells there in no delay at all when I see it at oscillosope. Can anybody suggest something?

Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: How include a large array? Edward A. Falk C Programming 1 04-04-2013 08:07 PM
Assignment to output signal from internal signal not istantaneous dibacco73 VHDL 1 02-12-2009 11:28 PM
Re: How to make an internal signal embedded deep in hierarchy to a gloal output signal Weng Tianxiang VHDL 2 01-30-2007 12:58 PM
Access to SDRAM on Altera Cyclone dev kit - compactflash controller fanf VHDL 0 12-20-2004 05:57 PM
PCI core and Cyclone Roberto Gallo VHDL 2 09-17-2003 12:32 AM