Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > What's a slice in a FPGA ?

Reply
Thread Tools

What's a slice in a FPGA ?

 
 
hassenman hassenman is offline
Junior Member
Join Date: Mar 2009
Posts: 3
 
      03-13-2009
Hi,

I need to know what's a Slice in a FPGA ?

Thanks.

Best regards,
Hassen.
 
Reply With Quote
 
 
 
 
jeppe jeppe is offline
Senior Member
Join Date: Mar 2008
Location: Denmark
Posts: 348
 
      03-14-2009
Quick answer - The programmable elements inside a FPGA called CLB = Confiurable Logic Blocks.

If you look inside a CLB will it consist of LUTs = Look Up Table and Flip-Flops/Latches.

The LUTs and F/F's organized in Slices which means that those elements shares connections in order to utilized fast carry chain.

Jeppe
 
Reply With Quote
 
 
 
 
sachingorkhe sachingorkhe is offline
Junior Member
Join Date: Mar 2010
Posts: 1
 
      03-29-2010
Common components such as flip-flops, LUTs, block RAM, and multiplexers make up the basic logic structures on a FPGA.
A Collection of these basic structures is referred to as a slice or a configurable logic block (CLB). The definitions of a CLB and a slice are specific to each device family.
 
Reply With Quote
 
hedge_40 hedge_40 is offline
Junior Member
Join Date: Apr 2010
Posts: 1
 
      04-02-2010
How do you reduce the number of slices used. What should i be looking to change.
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: FPGA BOARD FOR NEWBIE TO FPGA Oliver Mattos VHDL 0 02-02-2011 10:33 PM
FPGA BOARD FOR NEWBIE TO FPGA TheRightInfo VHDL 1 02-02-2011 11:19 AM
FPGA Central eNewsletter - LinkedIn, Write Articles, Post FREE Jobs,FPGA for Mobiles Vikram VHDL 0 07-24-2008 07:37 PM
Concurrent assignments to std_ulogic_vector slice is OK with ModelSim Nicolas Matringe VHDL 9 06-14-2004 10:10 PM
How to get a slice of INTEGER type out? walala VHDL 1 09-05-2003 08:04 PM



Advertisments